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ABSTRACT
HARDWARE IMPLEMENTATION OF BOOST POWER FACTOR
CORRECTION CONVERTER
Shruti Deore
Date 7/25/2019
Nowadays, there has been an increasing demand of unity power factor in electrical
power sector. Due to the nonlinear nature of load equipment, switching devices, source
voltage and current are out of phase with each other. Many power converters topologies
are used for the power factor correction. The boost converter with controller is most
common for power factor correction circuits. The controller objective is to maintain the
output voltage regulation and input current tracking with source voltage. The voltage
ripple present due to the ac component of the current tracking objective, hence instead of
ignoring that ripple, it is used in controller designing. The mathematical modeling of
system depends on ac and dc dynamics of the circuit. The Lypunov stability analysis used
for designing the controller of boost converter. In this work, experimental set-up for boost
power factor correction converter was made with power pole board and NI compact RIO.
The controller algorithm executed in LabVIEW FPGA module and results were verified.
This novel controller ensures the convergence of the error signal by stability analysis
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1. INTRODUCTION
Nowadays there has been increasing demand for high power factor and good
power quality in the current drawn from the utility. Energy saving and low
electromagnetic interference become the public concern and are now the major issues of
many industries. The development of switched mode power electronics and equipment’s
also creates some problems of power supply industries. Due to switching characteristics
of the power electronics causes the low power factor and harmonic distortion high. Low
power factor adds up the losses in transmission and hence overall cost of power
transmission increases. In the field of power electronics there has been a lot of research
done in power conversion techniques. The following literature motivates the designing of
boost power factor correction (PFC) converter.
Many power electronics topologies used for power factor correction circuits. A
survey was done on single phase power factor correction circuits in [1] where,
classification is done according to line current waveform and performance of circuits. A
classical two stage approach includes the combination of two converters based on an
energy management. In low power applications with low cost in order to maintain the
harmonic regulations single stage converters are the best solutions. The boost converter is
widely used because of simplicity, small inductor and high efficiency. Total harmonic
distortion (THD) is the main factor while designing of power factor correction and
designers always try to minimize the percentage of total harmonic distortion. Active PFC
1

can comply with IEC61000-3-2 and gives the high-power factor nearer to 1. Though
passive PFC have simple and rugged circuitry, but they cannot operate on universal input
range and fail to correct the nonlinear loads. Active PFC uses the controller with boost
converter and able to minimize the THD up to 7.4% in [2].
In any PFC converter, as the input energy is pulsating it requires a storage element
to provide the constant supply to the load. The capacitor used in PFC converters generally
has a high voltage swing. To reduce the voltage swing in capacitor the series inductance
interval topology operates in discontinues mode [3]. Depending on current through boost
inductor during switching cycle, boost converter switch operates in current conduction
mode and discontinues conduction mode. In current mode control the controller senses
and limits the peak inductor current and tries to follow the desired sinusoidal current wave
shape [4]. In order to increase the efficiency of PFC system bridgeless converter topology
eliminates the forward voltage drop in the line current [5]. A design- semi bridgeless
rectifier consist of two boost converter which operates complementary to each other at
time uses the sliding mode control techniques [6].
To address the ripple component in PFC control systems, many controller designs
uses the different control techniques. The ac-dc converter with pumped storage energy
tank regulates the power configured by an inductor with switches and diodes. The input
power decoupled into ac components and dc components ensuring the constant power
output from the converter. There is small ripple present in the output voltage and hence
the size of the capacitor also reduces [7]. Similarly, the power decoupling concept uses in
photovoltaic and energy storage application in order to increase the reliability and
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performance of the system. Earlier in PV system, the single-phase inverters contain the
double line frequency power in pulsating nature but by introduction of active elements
such as switches in inverter topology we can easily utilize the decoupled power [8].
Linear controllers are unable to perform optimally over the whole operating range,
resulting in poor transient response and instability. In [9] three nonlinear controllers
introduce, and comparison study performed. Nonlinear controllers based on control
Lypunov function theory, differential flatness theory, and discrete energy function theory
were built, and stability analysis performed. Nonlinear controllers have a very fast
transient response and they handle variations in system parameters and disturbances of a
dynamic system model.
A general scheme of an active power factor correction controlled by two feedback
loops: inner loop is an input-current feedback loop and outer loop is an output voltage
feedback loop. The PFC output produces the voltage ripple of twice the line frequency
hence the provision is made to filter out this ripple otherwise a relatively high ripple would
cause the considerable distortion in the reference of the line current feedback loop. Thus,
the static behavior of a PFC with appreciable voltage ripple in the voltage feedback loop
studied in [10].To eliminate the ripple component from the voltage loop [11] uses wide
band width voltage loop. Implementation of a self-tuning digital filter improves output
voltage transient response. Many approaches are used for improving the design of PFC
controller. In [12] Stability analysis and the design of fast voltage loop compensator can
be used with existing ripple influence methods. Issues like stability of system, dead zone
elements and filters are well address using circle criteria.

3

For high line voltage and light load conditions [13] proposes the technique which
can minimize the distortion and phase lead of the line current, it enhances the power
quality and total harmonic distortion. In order to cancel the adverse effect of the phase
leading currents due to filter capacitor the proposed method introduces the average
inductor current reference and utilizes the duty ratio feedforward techniques. The
hardware implementation of prototype model uses the DSP board for implementing the
control algorithm. Experimental results show the given model reduces the switching
losses due to switching dead zone, also it helps to improve the power factor especially in
high line voltage and light load condition. In electrical vehicles, AC/DC converters has
one input power factor correction stage. The controller was designed based on the control
Lypunov function which eliminate the low bandwidth voltage control loop and operates
with faster dynamic response [14].
In this work a parallel buffer with a bidirectional boost converter configuration as
proposed in [15] selected for designing. To cancel out the double frequency component
of the inverter load current, the boost converter buffer operates under input current
tracking controller mode. The present work motivates from a nonlinear controller
described in [16], a controller based on Lypunov analysis and experimentally verified by
a dSPACE controller board. A single-phase boost PFC system consist of diode bridge
connected to the dc-dc converter and operates in continuous conduction mode. The desired
current trajectory of the source current calculated by balancing the energy transferred from
input to output in one half cycle of the line frequency. The mathematical modeling of the
adaptive controller based on exponential stability of the controlled system leads to error
signal attains asymptotic stability. To obtain realistic results the given system modelled
4

with controller board and verification of control objectives is done. Similarly, the present
work in this project starts from mathematical modeling of the PFC boost converter system
and hardware implementation to verify the proposed controller.
The project work is arranged as: Section 2 describes the general overview of the
PFC boost converter system. Section 3 mathematical modeling of the system based on
Lypunov analysis and stability of the system presented. Section 4 shows the
implementation of the proposed system in hardware model, the complete description of
the components presented in this section, and Section 5 illustrates the designing of
controller algorithm. Finally, in Section 5 results and analysis is done followed by
conclusion remark.

5

2. OVERVIEW OF PFC BOOST CONVERTER SYSTEM
2.1.

PFC BOOST CONVERTER SYSTEM

In electrical supply system the current distortion occurs due to the nonlinearities
present in the load side. Electrical standard set the limit on allowable maximum current
distortion. Power factor correction circuit allows the ac source current in phase with the
source voltage. In this work, we consider active power factor correction circuit operates
in average current conduction mode. The below figure 1 show the boost PFC circuit. The
diode bridge connected to the boost converter. It mainly has three parts. First is ac supply
then rectifier part and boost circuit. S1 is the Mosfet switch, D is the diode used in boost
converter and C is the capacitor. The switching frequency of converter is quite greater
than the supply frequency and hence to store the energy a big size of capacitor needed.
The general goal of the PFC boost converter is to turn the switch S1 on and off rapidly
with a varying duty cycle in order to make the input current (Iac) sinusoidal and in phase
with the input voltage (Vac). The circuit operates in two mode- when mosfet switch S1 is
on and when switch is off. When mosfet switch is closed, the inductor energized by ac
supply through rectifier. At the same time diode becomes reverse biased, and capacitor
provides energy to the load. In second state switch is open then inductor current decreases
as it supplies energy to the load and charges the capacitor.

6
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Rectifier

Figure 1: Typical Boost PFC Circuit

2.2.

PFC BOOST CONTROL SYSTEM

The below figure 2 shows the controller with PFC boost converter system. A
closed loop control system implemented to ensure that ac input current is in phase with ac
voltage. Different types of control schemes like PID, nonlinear controllers can be
implemented for PFC boost circuit operation. In this project control scheme based on
Lypunov stability analysis is used. There are two objectives involved in controlling of
PFC converters-inductor current tracking and a dc voltage regulation objective. These two
objectives conflict with each other due to voltage ripple induced by the ac component of
the current objective hence a novel control approach is used which separates the converter
dynamics into AC and DC terms, and then develops control laws to jointly achieve the
input current tracking and output voltage regulation objectives. The ripple can be
decoupled from the voltage error so that it can be fed to the current control loop without
propagating ripple. Designing of controller based on mathematical modeling and results
are validated on hardware. In this project controller accepts four inputs and generates a
pulse width modulated (PWM) signal output applied to the gate of S1 as shown in figure.
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Figure 2: PFC Boost Converter System with Controller
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3. SINGLE PHASE BOOST PFC CONVERTER SYSTEM
3.1.

MATHEMATICAL MODELING

Mathematical modeling of power factor correction boost converter system based
on dynamics of the system [18], [19]. In this project controller algorithm developed
according to mathematical equations. The switching averaged dynamics of a boost
converter can be expressed in terms of 𝐼𝐿 and the capacitor voltage 𝑉𝑐 as
𝐿𝑓 𝐼𝐿̇ = 𝑉𝑖𝑛 − 𝑢𝑉𝑐

(1)

𝐶𝑓 𝑉𝑐̇ = 𝑢𝐼𝐿 − 𝐼𝑜

(2)

where 𝑉𝑖𝑛 = 𝑉𝑑 |sin 𝜃| is the rectified AC source voltage with amplitude𝑉𝑑 , 𝑢 = (1 − 𝐷)
is the control input and 𝐷 ∈ [0,1] is the duty cycle of the converter, and 𝐼𝑜 represents load
current. The controller objective is to generate ac input current which is in phase with the
ac source voltage. Thus, the inductor current 𝐼𝐿 of the boost converter should be a rectified
sine wave of the following form:
𝐼𝐿∗ ≜ 𝐼𝑑 |sin 𝜃|

(3)

where 𝜃 is the known phase of the AC source and 𝐼𝑑 is the amplitude of the reference
current. 𝐼𝐿∗ can be split into ac and dc components as –

9

∗
∗
𝐼𝐿∗ = 𝐼𝑎𝑐
+ 𝐼𝑑𝑐
∗
𝐼𝑑𝑐
≜

(4)

2𝐼𝑑
𝜋

∗
𝐼𝑎𝑐
= 𝐼𝑑 |sin 𝜃| −

(5)
2𝐼𝑑
𝜋

(6)

Hence the inductor current error signal
𝜂 ≜ 𝐼𝐿∗ − 𝐼𝐿

(7)

As ac current component causes ripple in the capacitor voltage (2) rather than avoiding
ripple voltage, it is included in desired capacitor as an ac term
∗
∗
𝑉𝑐∗ ≜ 𝑉𝑑𝑐
+ 𝑉𝑎𝑐

(8)

𝑒 ≜ 𝑉𝑐∗ − 𝑉𝑐

(9)

Hence output voltage error signal

∗
From equation (8) term 𝑉𝑎𝑐
used for reference capacitor voltage ripple, hence 𝑉𝑐∗ also

consist of same ripple. Actual 𝑉𝑐 and reference 𝑉𝑐∗ cancels out and error signal 𝑒 will have
only dc voltage error signal. Put values from (4) and (7) in equation (2).
∗
∗
𝐶𝑉𝑐̇ = 𝑢(𝐼𝑎𝑐
+ 𝐼𝑑𝑐
− 𝜂) − 𝐼𝑜

(10)

̇ ∗ , integrator
𝑢 is the control input which is also split into 𝑢𝐷𝐶 and 𝑢𝐴𝐶 . In designing of 𝑉𝑎𝑐
̇ ∗ to be purely ac as desired. Hence derivative of
like high pass filter used as we want 𝑉𝑎𝑐
the ripple voltage as follows
∗
∗
̇ ∗ = 1 (𝑢𝐼𝑎𝑐
𝑉𝑎𝑐
+ 𝑢𝑎𝑐 𝐼𝑑𝑐
− 𝑢𝜂)
𝐶
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(11)

3.2.

VOLTAGE REGULATION CONTROLLER

In designing of voltage control loop, we want error 𝑒 signal converges to zero. Put
equation (8) into (9) then taking derivative and multiplying by 𝐶 error dynamics
equation will be
̇ ∗ − 𝐶𝑉𝑐̇
𝐶𝑒̇ = 𝐶𝑉𝑎𝑐

(12)

∗
The DC reference current 𝐼𝑑𝑐
defined as follow. Where 𝑘1 a positive constant is gain and

𝐼̂𝑜 is an estimate of the load current.
1
∗
𝐼𝑑𝑐
≜ 𝑢 (𝐼̂𝑜 + 𝑘1 𝑒)

(13)

𝐼̂𝑜̇ ≜ 𝑘3 𝑒

(14)

𝑑𝑐

Finally, the closed loop error dynamics equation we obtain
𝐶𝑒̇ = −𝑘1 𝑒 + 𝐼̃𝑜

3.3.

(15)

CURRENT TRACKING CONTROLLER

In current control loop for obtaining open loop error dynamics first take time derivative
of the current error equation,
∗̇
𝐿𝜂̇ = 𝐿𝐼𝑎𝑐
− 𝑉𝑖𝑛 + 𝑢𝑉𝑐

(16)

Like equation (5) and (6) we can easily define ac and dc components of the input voltage
and substituting those values in above equation will get∗
∗̇
∗
𝐿𝜂̇ = 𝐿𝐼𝑎𝑐
− 𝑉𝑖𝑛𝑑𝑐 − 𝑉𝑖𝑛𝑎𝑐 + 𝑢𝑎𝑐 𝑉𝑐 + 𝑢𝑑𝑐 𝑉𝑎𝑐
+ 𝑢𝑑𝑐 (𝑉𝑑𝑐
− 𝑒)

We can identify dc and ac terms in designing of 𝑢𝐷𝐶 and 𝑢𝐴𝐶 respectively.
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(17)

𝑢𝑑𝑐 ≜

𝑉𝑖𝑛𝑑𝑐
∗
𝑉𝑑𝑐
−𝑒

1

∗̇
∗
𝑢𝑎𝑐 ≜ 𝑉 (𝑉𝑖𝑛𝑎𝑐 − 𝐿𝐼𝑎𝑐
− 𝑢𝑑𝑐 𝑉𝑎𝑐
− 𝑘2 𝜂)
𝑐

(18)
(19)

𝑘2 is a positive feedback gain. The current control loop should be tuned for fast dynamic
response with respect to voltage control loop.
𝐿𝑓 𝜂̇ = −𝑘2 𝜂

3.4.

(20)

STABILITY ANALYSIS

We begin by defining a positive definite Lypunov function 𝑉(𝑡) as follow
1

1

1

𝑉 ≜ 2 𝐶𝑒 2 + 2 𝐿𝜂2 + 2 𝑘3−1 𝐼̃𝑜2

(21)

Taking the time derivative of the above equation and substituting in the time derivative
of below equation
𝐼̃𝑜 ≜ 𝐼𝑜 − 𝐼̂𝑜

(22)

Also assume the unknown load bus current 𝐼𝑜 is primarily dc hence its derivative is
zero. Equation in (21) reduced to following equation
𝑉̇ = 𝐶𝑓 𝑒𝑒̇ + 𝐿𝑓 𝜂𝜂̇ − 𝑘𝑜−1 𝐼̃𝑜 𝐼̂̇

(23)

If we use equations from voltage control loop (14), (15) and current loop (20) in above
equation we will end up with𝑉̇ = −𝑘1 𝑒 2 − 𝑘2 𝜂2

(24)

As function 𝑉 is positive definite and 𝑉̇ is negative semi-definite we can conclude that
𝑒, 𝜂, 𝐼̃𝑜 ∈ ℒ∞ . From closed loop error dynamic equation (15) we conclude that 𝑒̇ ∈ ℒ∞ .
12

Similarly, in current control loop from (20) we got 𝜂̇ ∈ ℒ∞ . Error functions 𝑒̇ , 𝜂̇ ∈ ℒ∞ .
also 𝑉̈ ∈ ℒ∞ . As 𝑉 is lower bounded, 𝑉̇ is negative semi-definite, and 𝑉̈ ∈ ℒ∞ By using
Barbalat’s Lemma {slotine book) we can states 𝑉̇ → 0 as 𝑡 → ∞ .Hence from equation
(24) as 𝑡 → ∞ the errors 𝑒, 𝜂 → 0.
As the controller input 𝑢 ∈ [0,1] so saturation also applies to 𝑢𝑑𝑐 and 𝑢𝑎𝑐 . From (13) the
∗
reciprocal of 𝑢𝐷𝐶 is bounded and by assumption 𝐼̂𝑜 ∈ ℒ∞ hence 𝐼𝑑𝑐
∈ ℒ∞ . From (11) in
∗
∗
̇ ∗ ∈ ℒ∞ we are interested in 𝑢, 𝑢𝑎𝑐 , 𝐼𝑑𝑐
order to prove 𝑉𝑎𝑐
, 𝐼𝑎𝑐
, 𝜂 signals. From (5) and (6)
∗
∗
𝐼𝑎𝑐
∈ ℒ∞ . Hence it proved 𝑉̇𝑎𝑐
∈ ℒ∞ , filter 𝐻(𝑠) is bounded input bounded output
∗
∗
stable. As 𝑉𝑑𝑐
, 𝑉𝑎𝑐
, 𝑒 ∈ ℒ∞ it proves that 𝑉𝑐 ∈ ℒ∞ . Following control block diagram

motivates the designing of controller algorithm.

Figure 3: Control Block Diagram
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4. HARDWARE IMPLEMENTATION OF BOOST PFC
CONVERTER SYSTEM
A hardware prototype model was constructed for real time implementation of the
PFC boost converter system. A power pole board connected in series with the bridge
rectifier and Load resistor. An ac variable supply BK precision used for producing 10V
ac voltage Vin and bridge rectifier produces rectified voltage Vrec. A LEM LA25-NP Halleffect current sensor was used to obtain the inductor current measurement. A resistor value
50 ohm connected at load. The source voltage and source current waveforms were
displayed on oscilloscope.

4.1

POWER POLE BOARD-

The Power Pole board was developed at the University of Minnesota (UMN) and
commercialized by Hirel Systems it is widely used in U.S. universities for power
electronics laboratory experiments [17]. The board can be configured as a buck-converter,
boost converter, buck-boost converter, flyback converter, or forward converter. In this
work, boost configuration on board was used. The PPB contains probe points to view
relevant input, output, switching, and other pertinent signals on an oscilloscope. The below
figures show the switches, jumpers, and potentiometers on the PPB. The leftmost switch
when turned on delivers the pulse-width-modulated (PWM) switching signal to the
MOSFET. The next block is a switch bank consisting of four switches for configuration as
a boost converter, the leftmost switch is put in the bottom position to deliver the PWM
14

signal to the bottom MOSFET (corresponding to the right power pole of Figure). The
second leftmost switch is put in the top position for enabling the external PWM signal on
board. The new value of inductor was used in place of older inductor for inductor
requirement in PFC operation. Inductor should be capable of carrying high value of current
and withstand for switching frequency hence inductor of larger size selected. The new
inductor value is 1 mH and can withstand up to 100 KHz for 5 amp maximum dc current.
The modified power pole board as shown in figure 4,

Figure 4: Hardware Setup
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Figure 5: Schematic of Boost Converter

4.2

NI MODULE

A National Instruments Compact RIO device consisting of a cRIO-9063 controller
used for controller designing. There are 5 modules were selected to meet the I/O
requirements of the project. For generation of the PWM signal for MOSFET, an NI-9401
digital output module was used. An NI-9215 analog input module was used for
measurement of the input voltage Vin, rectified voltage Vrec output capacitor voltage Vc
and measurement of the inductor current sensor voltage output. An algorithm was
executed at a switching frequency of 50KHz to obtain the experimental results.

16

5. LABVIEW FPGA MODULE
A compact RIO is a controller with processor and user-programmable FPGA
consist of I/O modules. In this project algorithm designing done in FPGA module. Compact
RIO in LabVIEW FPGA mode gives maximum performance and faster development in
designing. FPGA VI contain all data acquisition and algorithm of controller in a
programmable manner. Different versions of FPGA VI can be implemented to interface
between real time VI and host VI. Real time data can be visualized on PC during the
execution of project. An Ethernet wire was used for connecting the PC and compact RIO
module. All the parameters involved in designing process displayed on front panel of
FPGA VI. We can control the parameters of algorithm easily just by changing the values
on front panel of FPGA VI. In this project FPGA VI runs at a sample rate of 65 KHz. The
designing of controller algorithm based on mathematical modeling of system. For
extracting the angular frequency and theta of input ac voltage, phase locked loop (PLL) VI
used for single phase system. Four analog inputs and one digital output used for I/O module
of FPGA VI as shown in figure. The algorithm uses the actual values of a hardware along
with some arbitrary constant values used in designing. Parameters used in software
designing is as shown in below table

17

Table 1: Boost PFC Model Parameters

Parameter

Value

Unit

Input voltage (Vin)

7.07

V

Inductor (L)

1

mH

Capacitor (C)

680

µF

Vdc*ref (V)

10

V

Input voltage frequency

60

Hz

Switching frequency

50

KHz

K1 (constant)

0.005

K2 (constant)

14

K3 (constant)

0.6

18

Figure 6: Controller Algorithm in LabVIEW FPGA
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6. RESULTS AND DISCUSSION
A controller algorithm was executed in the FPGA and results were verified with
boost converter protoboard. The parameters for experiment selected as shown in table 1.
A resistive load of 50 ohm connected to the load side of boost converter. All the measured
signals in algorithm are recorded in FPGA window. The results of the experiment are
shown in fig. In fig we see that the output voltage 𝑉𝑐 with reference voltage 𝑉𝑐∗ , which
∗
∗
consist of 𝑉𝑑𝑐
as well as the reference ripple 𝑉𝑎𝑐
. The current trajectory consists of ac

component, which is accountable during ripple calculation, hence the voltage error 𝑒
∗
signal tries to converge at zero as shown in fig . For calculation of dc current reference 𝐼𝑑𝑐

we used (13) and signal is quite stable at 0.4 ampere value. The reference of dc current is
∗
useful while maintaining the voltage regulation. The 𝐼𝑑𝑐
is used for inductor current

reference value calculation and this reference current compared with actual inductor
current as shown in fig. The current tracking controller generates 𝑢𝑑𝑐 and 𝑢𝑎𝑐 signals and
verification of those signal can be seen in fig. The behavior of 𝑢𝑑𝑐 and 𝑢𝑎𝑐 accurately
follows the assumption. In fig shows the two waveforms on oscilloscope, the ac source
voltage and current are in phase, achieves the unity power factor.
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Figure 7: Capacitor voltage 𝑉𝑐 and reference voltage 𝑉𝑐∗

Figure 8: Capacitor voltage regulation error signal e

∗
Figure 9:DC inductor reference current 𝐼𝑑𝑐
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Figure 10: Convergence of the inductor current 𝐼𝐿 to its reference current 𝐼𝐿∗

Figure 11: The ac and dc component of the controller input u

Figure 12: AC source voltage and current waveforms on oscilloscope
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7. CONCLUSION
In this work, a novel controller was designed for power factor correction. The
controller was developed based on Lypunov stability analysis. The input current tacking
and output voltage regulation objectives were achieved simultaneously. Instead of ignoring
the voltage ripple, it was considered while modeling the voltage and current control loops.
For experiment, the boost converter protoboard was used with NI module and results were
verified. The controller algorithm was executed in LabVIEW FPGA environment. The
boost converter protoboard was modified according to the hardware requirements for
power factor correction circuit. The experimental results show the convergence of error
signals and power factor nearer to unity value. In future scope, the given controller design
can be compared with the advanced PFC controllers and performance can be evaluated.
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